FAIRCHILD

SEMICONDUCTOR TM

74LVT373 • 74LVTH373 Low Voltage Octal Transparent Latch with 3-STATE Outputs

General Description

The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in a high impedance state.

The LVTH373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal latches are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT373 and LVTH373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373).

September 1999


Revised November 2000


- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 373
- ESD performance: Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

Ordering Code:

Order Number	Package Number	Package Description
74LVT373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Logic Symbols





© 2000 Fairchild Semiconductor Corporation DS012015

Connection Diagram	
	20 - V _{CC}
0 ₀ — 2	19 — 0 ₇
D ₀ — 3	18 — D ₇
D ₁ - 4	17 — D ₆
0 ₁ — 5	16 — 0 ₆
0 ₂ — 6	15 — 0 ₅
D ₂ — 7	14 D ₅
D ₃ — 8	13 — D ₄
0 ₃ — 9	12 0 ₄
GND — 10	11 — LE

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O ₀ –O ₇	3-STATE Latch Outputs

Truth Table

	Outputs		
LE	OE	D _n	On
Х	Н	Х	Z
Н	L	L	L
Н	L	н	н
L	L	х	O ₀

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance

X = Immaterial


 O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Functional Description

The LVT373 and LVTH373 contain eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preced-

ing the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	ter Value Conditions		Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	
		128	V _O > V _{CC} Output at LOW State	mA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH Level Output Current		-32	mA
I _{OL}	LOW Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 2: I_O Absolute Maximum Rating must be observed.

www.fairchildsemi.com

3

Symbol V _{IK} V _{IH} V _{IL}	Parame	ter		• A -	= −40°C to +8				
V _{IH}			V _{CC} (V)	Min	Typ (Note 3)	Max	Units	Conditions	
	Input Clamp Diode Volta	age	2.7		-	-1.2	V	I _I = -18 mA	
V _{IL}	Input HIGH Voltage		2.7–3.6	2.0			v	$V_0 \le 0.1V$ or	
	Input LOW Voltage		2.7-3.6			0.8	v	$V_O \ge V_{CC} - 0.1V$	
V _{OH}	Output HIGH Voltage		2.7–3.6	V _{CC} - 0.2			V	I _{OH} = -100 μA	
			2.7	2.4			V	I _{OH} = -8 mA	
			3.0	2.0			V	I _{OH} = -32 mA	
V _{OL}	Output LOW Voltage		2.7			0.2	V	I _{OL} = 100 μA	
			2.7			0.5	V	I _{OL} = 24 mA	
			3.0			0.4	V	I _{OL} = 16 mA	
			3.0			0.5	V	I _{OL} = 32 mA	
			3.0			0.55	V	I _{OL} = 64 mA	
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75			μA	$V_{I} = 0.8V$	
(Note 4)				-75			μA	$V_{I} = 2.0V$	
I _{I(OD)}	Bushold Input Over-Drive Current to Change State		3.0	500			μΑ	(Note 5)	
(Note 4)				-500			μΑ	(Note 6)	
I _I	Input Current		3.6			10	μA	$V_{I} = 5.5V$	
		Control Pins	3.6			±1	μΑ	$V_I = 0V \text{ or } V_{CC}$	
		Data Pins	3.6			-5	μΑ	$V_I = 0V$	
		Data Tino	0.0			1	μΑ	$V_I = V_{CC}$	
I _{OFF}	Power Off Leakage Cur	rent	0			±100	μA	$0V \le V_I \text{ or } V_O \le 5.5V$	
I _{PU/PD}	Power up/down 3-STAT	E	0–1.5V			±100	μA	$V_0 = 0.5V$ to 3.0V	
	Output Current		5 1.0 0			100	μι	$V_{I} = GND \text{ or } V_{CC}$	
I _{OZL}	3-STATE Output Leakag		3.6			-5	μA	$V_{0} = 0.5V$	
I _{OZH}	3-STATE Output Leakag		3.6			5	μA	$V_{0} = 3.0V$	
I _{OZH} +	3-STATE Output Leakag	ge Current	3.6			10	μA	$V_{CC} < V_O \le 5.5 V$	
I _{CCH}	Power Supply Current		3.6			0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Current		3.6			5	mA	Outputs LOW	
I _{CCZ}	Power Supply Current		3.6			0.19	mA	Outputs Disabled	
I _{CCZ} +	Power Supply Current		3.6			0.19	mA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled	

Note 3: All typical values are at V_{CC} = 3.3V, T_A = 25^{\circ}C.

Note 4: Applies to Bushold versions only (74LVTH373).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	V _{CC}	T _A = 25°C			T _A = 25°C Units	
Cymbol	i urumeter	(V)	Min	Тур	Max		$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)

Note 8: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics


Symbol		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF, } R_{L} = 500\Omega$					
	Parameter		V _{CC} = 3.3V ±0.3V	V _{CC} = 2.7V		Units	
		Min	Typ (Note 10)	Max	Min	Max	1
t _{PHL}	Propagation Delay	1.5		4.5	1.5	5.0	ns
t _{PLH}	D _n to O _n	1.5		4.5	1.5	4.9	115
t _{PHL}	Propagation Delay	1.7		4.6	1.7	4.9	ns
t _{PLH}	LE to O _n	1.7		4.5	1.7	5.0	ns
t _{PZL}	Output Enable Time	1.3		4.8	1.3	5.9	ns
t _{PZH}		1.3		4.8	1.3	5.5	115
t _{PLZ}	Output Disable Time	1.9		4.6	1.9	4.9	ns
t _{PHZ}		1.9		4.6	1.9	4.9	115
t _W	LE Pulse Width	3.0			3.0		ns
t _S	Setup Time, D _n to LE	1.1			1.0		ns
t _H	Hold Time, D _n to LE	1.4			1.4		ns

Note 10: All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.


Capacitance (Note 11)

Symbol	Parameter	Conditions	Typical	Units				
CIN	Input Capacitance	$V_{CC} = OPEN, V_I = 0V \text{ or } V_{CC}$	3	pF				
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	5	pF				
Note 11: Ca	Note 11: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.							

apa requency f = 1 MHz, pe



74LVT373 • 74LVTH373



74LVT373 • 74LVTH373

